

First Demonstration of Top-Gate Enhancement-Mode ALD In_2O_3 FETs With High Thermal Budget of 600 °C for DRAM Applications

Jian-Yu Lin¹, Zhuocheng Zhang¹, Zehao Lin¹, Chang Niu¹, *Member, IEEE*, Yizhi Zhang, Yifan Zhang, Taehyun Kim, H. Jang, C. Sung, M. Hong, S. M. Lee, T. Lee, M. H. Cho², D. Ha², Changwook Jeong², *Member, IEEE*, Haiyan Wang, M. A. Alam³, *Fellow, IEEE*, and Peide D. Ye³, *Fellow, IEEE*

Abstract—In this work, for the first time, we report top-gate In_2O_3 FETs with enhancement-mode (E-mode) operation and a high thermal budget of 600 °C, being compatible with dynamic random-access memory (DRAM) fabrication which requires high-temperature processes (> 550 °C). The robustness of In_2O_3 channel under high-temperature treatment is confirmed by transmission electron microscope (TEM) and good electrical characteristics of drain current of 350 $\mu\text{A}/\mu\text{m}$ (at $V_{\text{DS}} = 2$ V), threshold voltage (V_{T}) ~ 1 V, and low off-current $\sim 10^{-14}$ A/ μm determined by measurement detection limit in scaled devices with a channel length of 100 nm. Reliability characteristics of the devices are found to change with different process temperatures and can be explained by the proposed trap distribution model at the dielectric/ In_2O_3 interface. This research indicates that top-gate E-mode In_2O_3 FETs with high-thermal budget and ultra-low off-current could find their promise to replace single crystal silicon channel for next-generation DRAM technology.

Index Terms—Atomic layer deposition (ALD), indium oxide, enhancement-mode, high thermal budget, DRAM.

I. INTRODUCTION

OXIDE semiconductor channel transistors, like InGaZnO FETs, have been considered as the candidate for next-generation dynamic random-access memory (DRAM)

Manuscript received 28 July 2024; accepted 8 August 2024. Date of publication 12 August 2024; date of current version 27 September 2024. This work was supported by Samsung Electronics and Air Force Office of Scientific Research (AFOSR). The review of this letter was arranged by Editor X. Gong. (Jian-Yu Lin and Zhuocheng Zhang contributed equally to this work.) (Corresponding author: Peide D. Ye.)

Jian-Yu Lin, Zhuocheng Zhang, Zehao Lin, Chang Niu, M. A. Alam, and Peide D. Ye are with the Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: yep@purdue.edu).

Yizhi Zhang, Yifan Zhang, and Haiyan Wang are with the School of Materials Science and Engineering, Purdue University, West Lafayette, IN 47907 USA.

Taehyun Kim and Changwook Jeong are with the Graduate School of Semiconductor Materials and Devices Engineering, Ulsan National Institute of Science and Technology, Ulsan 44919, Republic of Korea.

H. Jang is with the Materials Science and Engineering, Ulsan National Institute of Science and Technology, Ulsan 44919, Republic of Korea.

C. Sung, M. Hong, S. M. Lee, T. Lee, M. H. Cho, and D. Ha are with the Advanced Device Research Laboratory, Semiconductor Research and Development Center, Samsung Electronics Company Hwasung, Hwaseong 445701, Republic of Korea.

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2024.3442729>.

Digital Object Identifier 10.1109/LED.2024.3442729

devices due to their ultralow off-current ($I_{\text{off}} \sim 10^{-21}$ A/ μm), which can significantly suppress the leakage current and extend the retention time in DRAM [1], [2]. Besides low I_{off} , enhancement-mode (E-mode) devices with top-gate structure and compatibility with high-temperature (> 550 °C) processes during DRAM fabrication are two other crucial requirements for oxide FETs in DRAM applications [3], [4]. Although many works have demonstrated oxide channel FETs with E-mode and top-gate structure, they all focus on the devices fabricated at low-temperature (< 400 °C) for back-end-of-line monolithic 3D integration [5], [6], [7], [8]. Under the condition of high thermal budget process (> 550 °C) compatibility, no oxide semiconductor channel transistor with E-mode operation and top-gate structure has been reported yet.

In this work, we demonstrate the first top-gate In_2O_3 FETs, one of the well-studied oxide semiconductor transistors, with threshold voltage (V_{T}) ~ 1 V (E-mode), channel length (L_{ch}) of 100 nm, good drain current (I_{D}) of 350 $\mu\text{A}/\mu\text{m}$ (at $V_{\text{DS}} = 2$ V), low $I_{\text{off}} \sim 10^{-14}$ A/ μm determined by the measurement setup detection limit, and O_2 annealing process with high thermal budget of 600 °C on the channel. This research demonstrates great potential of top-gate E-mode In_2O_3 transistors with high thermal budget compatibility for future DRAM applications.

II. EXPERIMENTS

Fig. 1 (a) illustrates the device schematic of a top-gate In_2O_3 FET. The fabrication process started with the deposition of 10 nm Al_2O_3 at 175 °C and 10 nm HfO_2 at 200 °C by ALD on SiO_2/Si substrate as the bottom adhesion layers. Then, 2.5 nm In_2O_3 was grown by ALD at 225 °C, followed by high-temperature O_2 annealing at 500, 600, and 700 °C for 1 minute, respectively. Next, channel isolation was performed by Ar/BCl_3 dry etching. 40 nm Ni was deposited by e-beam evaporation as source and drain. As for the gate dielectric, 6 nm of Al_2O_3 was grown by plasma-enhanced ALD (PE-ALD) using O_2 plasma as the precursor of oxygen to suppress the generation of oxygen vacancies (V_{O}) in oxide semiconductor channels during the dielectric deposition process [9]. Finally, 40 nm Ni was e-beam evaporated as top-gate. **Fig. 1 (b)** summarizes the fabrication process flow. All metallization process steps were performed after the high-temperature O_2 annealing to avoid damaging metal contacts. Transmission electron microscope (TEM) and energy dispersive X-ray (EDX) images of an In_2O_3 FET with




Fig. 1. (a) Device schematic and (b) fabrication process flow of top-gate In_2O_3 FETs with high-temperature (500 – 700 °C) O_2 annealing. (c) Cross-sectional TEM and EDX mappings (Hf, In, and Al) of an In_2O_3 FET with $L_{\text{ch}} = 100$ nm and 600 °C O_2 annealing. The robustness of the In_2O_3 film after 600 °C process can be confirmed.

600 °C annealing are shown in **Fig. 1 (c)**. The TEM results indicate that In_2O_3 is a robust material that can survive after 600 °C process, which verifies the compatibility of In_2O_3 FETs with high thermal budget (> 550 °C) process in DRAM development.

III. RESULTS AND DISCUSSIONS

Fig. 2 (a) presents the $I_{\text{D}}-V_{\text{GS}}$ characteristics of the top-gate In_2O_3 FETs with a short channel length (L_{ch}) of 100 nm and various O_2 annealing conditions. It should be noted that all the short-channel devices demonstrate E-mode behavior with $V_{\text{T}} = 1.10, 1.00,$ and 1.19 V for 500, 600, and 700 °C annealed FETs, respectively. On the other hand, w/o annealing device cannot be fully turned off and possess $V_{\text{T}} < 0$ V, which highlights the importance of O_2 annealing to achieve E-mode In_2O_3 devices. In addition to the E-mode, the I_{off} of these transistors are all close to the detection limit ($\sim 10^{-14}$ A/ μm) of the semiconductor analyzer. Besides transfer characteristics, output characteristics of top-gate In_2O_3 FETs with different process temperatures are also studied and shown in **Fig. 2 (b – d)**. As the annealing temperature increases from 500 to 600 °C, the maximum drain current slightly decreases but remains a high drain current of $350 \mu\text{A}/\mu\text{m}$ at V_{DS} of 2 V for the 600 °C device, as illustrated in **Fig. 2 (b)** and **(c)**. **Fig. 3 (a)** exhibits the extracted V_{T} from the devices with different L_{ch} (1 μm – 100 nm) and annealing temperatures. All top-gate In_2O_3 FETs have $V_{\text{T}} > 0$ V. This is the first time E-mode In_2O_3 transistors with *top-gate structure* are demonstrated [10], [11]. The main determinants of E-mode operation can be attributed to the high-temperature O_2 annealing and the PE-ALD dielectric formation process based on O_2 plasma [9]. 500-700 °C O_2 annealing can considerably reduce the V_{O} and thus lower the carrier density in In_2O_3 films [12], [13]. The decrease in carrier density corresponds to the shift of the Fermi energy level (E_{F}) of In_2O_3 from deeply inside the conduction band into the bandgap, as depicted in **Fig. 3 (b)**. To verify the above E_{F} shifting model, first-principles simulation was adopted. The barrier energy and band structure calculations were performed using the Vienna Ab-initio Simulation Package (VASP) with Generalized Gradient Approximation (GGA) Perdew-Burke-Ernzerhof (PBE) exchange-correlation functionals being applied. The reciprocal




Fig. 2. (a) $I_{\text{D}}-V_{\text{GS}}$ curves of short-channel ($L_{\text{ch}} = 100$ nm) In_2O_3 FETs with different O_2 annealing conditions. In this work, V_{T} is extracted using constant drain current method at $V_{\text{GS}} @ I_{\text{DS}} = 100 \text{ pA} \times W_{\text{ch}}/L_{\text{ch}}$. Output characteristics of the In_2O_3 FETs with different O_2 annealing temperatures of (b) 500, (c) 600, and (d) 700 °C, respectively.




Fig. 3. (a) Extracted V_{T} from In_2O_3 FETs with different annealing temperatures as a function of L_{ch} . (b) Schematic band alignment at gate dielectric (Al_2O_3)/ In_2O_3 interface. (c) First-principles simulated E_{F} position, relative to conduction band minimum (E_{C}), as a function of V_{O} concentration. (d) Extracted contact resistance (R_{C}) and sheet resistance (R_{sh}) by transfer length method (TLM). (e) Extracted field-effect mobility (μ_{FE}) and subthreshold swing (SS) from In_2O_3 FETs with different annealing conditions. μ_{FE} were extracted from the transconductance (g_{m}) of In_2O_3 FETs using measured gate oxide capacitance (C_{OX}) of 1×10^{-6} F/ cm^2 . Note that the extracted μ_{FE} do not exclude the effect of R_{C} and thus are underestimated values.

k-point sampling was conducted with a resolution of 0.03 \AA^{-1} and an energy cutoff of 400 eV. The force tolerance was set to 0.05 eV/Å, and electronic convergence was set at 10^{-5} eV. The simulation results in **Fig. 3 (c)** substantiate the movement of E_{F} from above E_{C} to inside the bandgap of In_2O_3 when V_{O} decreases. The increase sheet resistance (R_{sh}) in **Fig. 3 (d)** also confirms the reduced carrier density after O_2 annealing. To sum up, by lowering the E_{F} and carrier density using O_2 annealing, E-mode In_2O_3 devices can be achieved [12], [13].

However, the trade-off between annealing temperature and device performance should be emphasized. As the annealing




Fig. 4. Time evolution of ΔV_T of (a) 500 °C and (b) 600 °C devices after PBS and NBS tests at 25 °C. Time evolution of ΔV_T of (c) 500 °C and (d) 600 °C devices after PBS and NBS tests at 85 °C.




Fig. 5. Possible mechanisms of V_T shifts during PBS and NBS reliability test. (a) V_T shifts result from charge trapping and de-trapping in existing traps. These are the more dominant mechanisms for 600 °C annealing devices. (b) V_T shifts caused by donor-like and acceptor-like interface trap generations. These are the more dominant mechanisms for 500 °C annealing devices and for devices at environmental temperature of 85 °C.

temperature increases from 500 to 600 °C, the reduction of carrier density results in a small decrease in drain current from 407 to 350 $\mu\text{A}/\mu\text{m}$ at V_{DS} of 2 V (Fig. 2 (b) and (c)), a larger contact resistance (Fig. 3 (d)), and a smaller field-effect mobility (Fig. 3 (e)). If the process temperature further raises to 700 °C, a remarkable degradation of drain current around two orders, mobility down to $< 1 \text{ cm}^2/\text{V}\cdot\text{s}$ (Fig. 3 (e)), subthreshold swing $\sim 282 \text{ mV}/\text{dec}$ (Fig. 3 (e)) are observed. It is suspected that the 700 °C O_2 process not only reduces the carrier density but also degrades channel quality and interface quality.

Besides device performance, the reliability of high thermal budget In_2O_3 FETs was also examined and presented in Fig. 4. During positive bias stress (PBS)/negative bias stress (NBS) reliability tests, +3 V/-2 V was applied to the gate (gate stress voltage, $V_{STR} = +3 \text{ V}/-2 \text{ V}$) while the source and drain remained grounded. Fig. 4 (a) and (b) illustrate the extracted V_T change (ΔV_T) during PBS and NBS measurements at 25 °C from 500 °C and 600 °C transistors, respectively. Interestingly, 500 °C and 600 °C devices demonstrate two completely different ΔV_T trends during PBS and NBS tests at room temperature. The 500 °C/600 °C device shows a negative/negligible ΔV_T during PBS and a negligible/negative ΔV_T during NBS. The above V_T shift phenomenon can be explained by the competition of four major mechanisms (as shown in Fig. 5) [14], [15], [16]: 1) electron trapping with

TABLE I
BENCHMARKING OF THE REPORTED TOP-GATE OXIDE SEMICONDUCTOR TRANSISTORS

Ref	material	Structure	Thermal budget (°C)	L_{ch} (nm)	On/Off ratio	E-mode	V_T (V)	I_{on} @ $V_{DS} = 1 \text{ V}$ ($\mu\text{A}/\mu\text{m}$)
5	IWO	DG	250	100	10^9	Yes	0.39	422
17	ITO	TG	300	50	7×10^9	No	-1.05	1680
6	IGZO	DG	300	30	4×10^8	Yes	0.29	690
3	IGZO	TG	550	100	NA	No	-1	NA
7	IGZO	TG	NA	40	$\sim 10^8$	Yes	0.3	30
8	IGZO	VCT	NA	NA	$\sim 10^8$	Yes	0.19	47
10	In_2O_3	TG	300	200	$> 10^9$	No	-0.48	193
11	In_2O_3	TG	300	100	5.2×10^4	No	< -5	2763
This Work	In_2O_3	TG	600	100	4.3×10^9	Yes	1.00	216

NA: not applied; DG: double-gate; TG: top-gate; VCT: vertical channel transistor

$\Delta V_T > 0$ [during PBS]; 2) electron de-trapping with $\Delta V_T < 0$ [during NBS]; 3) donor-like trap generation with $\Delta V_T < 0$ [during PBS]; 4) acceptor-like trap generation with $\Delta V_T > 0$ [during NBS]. During PBS operation, the effects of 1) electron trapping with $\Delta V_T > 0$ and 3) donor-like trap generation with $\Delta V_T < 0$ will compete and both contribute to the final V_T change. As for NBS, it becomes 2) electron de-trapping with $\Delta V_T < 0$ and 4) acceptor-like trap generation with $\Delta V_T > 0$ these two mechanisms against.

It is speculated that the donor-like and acceptor-like interface trap generations are suppressed in 600 °C In_2O_3 devices because of higher temperature annealing, which makes 1) electron trapping during PBS with $\Delta V_T > 0$ and 2) electron de-trapping during NBS with $\Delta V_T < 0$ the dominant mechanisms in reliability measurements, as demonstrated in Fig. 5 (a). This leads to 600 °C In_2O_3 FETs with $\Delta V_T > 0$, which is negligible because mechanisms 1) and 3) compensate, during PBS and $\Delta V_T < 0$ during NBS (Fig. 4 (b)). On the other hand, in 500 °C In_2O_3 devices, 3) donor-like with $\Delta V_T < 0$ and 4) acceptor-like with $\Delta V_T > 0$ trap generations are more important and result in the different ΔV_T shift trend (Fig. 4 (a)) compared with 600 °C transistors, as presented in Fig. 5 (b). However, this does not mean electron trappings/de-trappings do not play any role in 500 °C In_2O_3 FETs. One can notice the 500 °C In_2O_3 FET in Fig. 4 (b) exhibits an $\Delta V_T < 0$ during NBS, which implies the presence of electron de-trapping at the dielectric/ In_2O_3 interface. Fig. 4 (c-d) shows the PBS and NBS tests at higher temperature of 85 °C. Under elevated temperatures, more chemical bonds are easy to break and more interface traps are generated, leading to larger ΔV_T . Table I benchmarks our 100 nm short-channel length top-gate In_2O_3 FETs with other reported top-gate oxide semiconductor transistors including [3], which also investigated high thermal budget devices but with negative V_T at around -1V. This work is the first top-gate E-mode oxide-semiconductor transistors that demonstrate high thermal budget ($> 550 \text{ °C}$) compatibility for DRAM processes.

IV. CONCLUSION

In conclusion, we report the first top-gate E-mode In_2O_3 FETs with 600 °C O_2 annealing that satisfies the high thermal budget requirement ($> 550 \text{ °C}$) for DRAM process. With E-mode, high thermal budget, ultralow off-current ($\sim 10^{-14} \text{ A}/\mu\text{m}$), and good on-current (I_{ON}) of 216 $\mu\text{A}/\mu\text{m}$ (at $V_{DS} = 1 \text{ V}$), In_2O_3 FETs have the potential for future oxide-semiconductor DRAM applications.

REFERENCES

- [1] A. Belmonte, S. Kundu, S. Subhechha, A. Chasin, N. Rassoul, H. Dekkers, H. Puliyalil, F. Seidel, P. Carolan, R. Delhougne, and G. S. Kar, "Lowest $I_{OFF} < 3 \times 10^{-21}$ A/ μm in capacitorless DRAM achieved by reactive ion etch of IGZO-TFT," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: [10.23919/VLSITechnologyandCir57934.2023.10185398](https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185398).
- [2] A. Belmonte, H. Oh, S. Subhechha, N. Rassoul, H. Hody, H. Dekkers, R. Delhougne, L. Ricotti, K. Banerjee, A. Chasin, M. J. van Setten, H. Puliyalil, M. Pak, L. Teugels, D. Tsvetanova, K. Vandersmissen, S. Kundu, J. Heijlen, D. Batuk, J. Geypen, L. Goux, and G. S. Kar, "Tailoring IGZO-TFT architecture for capacitorless DRAM, demonstrating $> 103\text{s}$ retention, $> 10^{11}$ cycles endurance and L_g scalability down to 14 nm," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2021, pp. 10.6.1–10.6.4, doi: [10.1109/IEDM19574.2021.9720596](https://doi.org/10.1109/IEDM19574.2021.9720596).
- [3] W. Kim, J. Kim, D. Ko, J.-H. Cha, G. Park, Y. Ahn, J.-Y. Lee, M. Sung, H. Choi, S. W. Ryu, S. Kim, M. Na, and S. Cha, "Demonstration of crystalline IGZO transistor with high thermal stability for memory applications," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: [10.23919/vlsitechnologyandcir57934.2023.10185258](https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185258).
- [4] R. Ritzenthaler, T. Schram, A. Spessot, C. Caillat, M. Cho, E. Simoen, M. Aoulaiche, J. Albert, S. A. Chew, K. B. Noh, Y. Son, P. Fazan, N. Horiguchi, and A. Thean, "A new high- k /metal gate CMOS integration scheme (diffusion and gate replacement) suppressing gate height asymmetry and compatible with high-thermal budget memory technologies," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2014, pp. 32.3.1–32.3.4, doi: [10.1109/IEDM.2014.7047154](https://doi.org/10.1109/IEDM.2014.7047154).
- [5] H. Ye, J. Gomez, W. Chakraborty, S. Spetalnick, S. Dutta, K. Ni, A. Raychowdhury, and S. Datta, "Double-gate W-doped amorphous indium oxide transistors for monolithic 3D capacitorless gain cell eDRAM," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2020, pp. 28.3.1–28.3.4, doi: [10.1109/IEDM13553.2020.9371981](https://doi.org/10.1109/IEDM13553.2020.9371981).
- [6] K. Chen, J. Niu, G. Yang, M. Liu, W. Lu, F. Liao, K. Huang, X. Duan, C. Lu, J. Wang, L. Wang, M. Li, D. Geng, C. Zhao, G. Wang, N. Lu, L. Li, and M. Liu, "Scaling dual-gate ultra-thin a-IGZO FET to 30 nm channel length with record-high $G_{m,max}$ of 559 $\mu\text{S}/\mu\text{m}$ at $V_{DS}=1$ V, record-low DIBL of 10 mV/V and nearly ideal SS of 63 mV/dec," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Honolulu, HI, USA, Jun. 2022, pp. 298–299, doi: [10.1109/VLSITechnologyandCir46769.2022.9830389](https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830389).
- [7] S. Subhechha, N. Rassoul, A. Belmonte, H. Hody, H. Dekkers, M. J. van Setten, A. Chasin, S. H. Sharifi, S. Sutar, L. Magnarin, U. Celano, H. Puliyalil, S. Kundu, M. Pak, L. Teugels, D. Tsvetanova, N. Bazzazian, K. Vandersmissen, C. Biasotto, D. Batuk, J. Geypen, J. Heijlen, R. Delhougne, and G. S. Kar, "Ultra-low leakage IGZO-TFTs with raised source/drain for $V_t > 0$ V and ion $> 30 \mu\text{A}/\mu\text{m}$," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Honolulu, HI, USA, Jun. 2022, pp. 292–293, doi: [10.1109/VLSITechnologyandCir46769.2022.9830448](https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830448).
- [8] D. Ha, W. Lee, M. H. Cho, M. Terai, S.-W. Yoo, H. Kim, Y. Lee, S. Uhm, M. Ryu, C. Sung, Y. Song, K. Lee, S. W. Park, K.-S. Lee, Y. S. Tak, E. Hwang, J. Chae, C. Im, S. Byeon, M. Hong, K. Sim, W. J. Jung, H. Ryu, M. J. Hong, S. Park, J. Park, Y. Choi, S. Lee, G. Woo, J. Lee, D. S. Kim, B. J. Kuh, Y. G. Shin, and J. Song, "Highly manufacturable, cost-effective, and monolithically stackable 4F^2 single-gated IGZO vertical channel transistor (VCT) for sub-10 nm DRAM," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2023, pp. 1–4, doi: [10.1109/iedm45741.2023.10413772](https://doi.org/10.1109/iedm45741.2023.10413772).
- [9] S. Wahid, A. Daus, J. Kwon, S. Qin, J.-S. Ko, H.-S. P. Wong, and E. Pop, "Effect of top-gate dielectric deposition on the performance of indium tin oxide transistors," *IEEE Electron Device Lett.*, vol. 44, no. 6, pp. 951–954, Jun. 2023, doi: [10.1109/LED.2023.3265316](https://doi.org/10.1109/LED.2023.3265316).
- [10] M. Si, Z. Lin, Z. Chen, and P. D. Ye, "High-performance atomic-layer-deposited indium oxide 3-D transistors and integrated circuits for monolithic 3-D integration," *IEEE Trans. Electron Devices*, vol. 68, no. 12, pp. 6605–6609, Dec. 2021, doi: [10.1109/TED.2021.3106282](https://doi.org/10.1109/TED.2021.3106282).
- [11] P.-Y. Liao, S. Alajlouni, Z. Zhang, Z. Lin, M. Si, J. Noh, T. I. Feygelson, M. J. Tadjer, A. Shakouri, and P. D. Ye, "Transient thermal and electrical co-optimization of BEOL top-gated ALD In_2O_3 FETs on various thermally conductive substrates including diamond," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2022, pp. 12.4.1–12.4.4, doi: [10.1109/IEDM45625.2022.10019438](https://doi.org/10.1109/IEDM45625.2022.10019438).
- [12] M. Si, A. Charnas, Z. Lin, and P. D. Ye, "Enhancement-mode atomic-layer-deposited In_2O_3 transistors with maximum drain current of 2.2 A/mm at drain voltage of 0.7 V by low-temperature annealing and stability in hydrogen environment," *IEEE Trans. Electron Devices*, vol. 68, no. 3, pp. 1075–1080, Mar. 2021, doi: [10.1109/TED.2021.3053229](https://doi.org/10.1109/TED.2021.3053229).
- [13] J. Zhang, Z. Zhang, Z. Lin, K. Xu, H. Dou, B. Yang, X. Zhang, H. Wang, and P. D. Ye, "First demonstration of BEOL-compatible atomic-layer-deposited InGaZnO TFTs with 1.5 nm channel thickness and 60 nm channel length achieving ON/OFF ratio exceeding 10^{11} , SS of 68 mV/dec, normal-off operation and high positive gate bias stability," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: [10.23919/vlsitechnologyandcir57934.2023.10185312](https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185312).
- [14] Y.-P. Chen, M. Si, B. K. Mahajan, Z. Lin, P. D. Ye, and M. A. Alam, "Positive bias temperature instability and hot carrier degradation of back-end-of-line, nm-thick, In_2O_3 thin-film transistors," *IEEE Electron Device Lett.*, vol. 43, no. 2, pp. 232–235, Feb. 2022, doi: [10.1109/LED.2021.3134902](https://doi.org/10.1109/LED.2021.3134902).
- [15] A. Charnas, M. Si, Z. Lin, and P. D. Ye, "Improved stability with atomic-layer-deposited encapsulation on atomic-layer In_2O_3 transistors by reliability characterization," *IEEE Trans. Electron Devices*, vol. 69, no. 10, pp. 5549–5555, Oct. 2022, doi: [10.1109/TED.2022.3198926](https://doi.org/10.1109/TED.2022.3198926).
- [16] Z. Zhang, Z. Lin, A. Charnas, H. Dou, Z. Shang, J. Zhang, M. Si, H. Wang, M. A. Alam, and P. D. Ye, "Reliability of atomic-layer-deposited gate-all-around In_2O_3 nano-ribbon transistors with ultra-high drain currents," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2022, pp. 30.3.1–30.3.4, doi: [10.1109/IEDM45625.2022.10019494](https://doi.org/10.1109/IEDM45625.2022.10019494).
- [17] C. Gu, Q. Hu, S. Zhu, Q. Li, M. Zeng, H. Liu, J. Kang, S. Liu, and Y. Wu, "High-performance short-channel top-gate indium-tin-oxide transistors by optimized gate dielectric," *IEEE Electron Device Lett.*, vol. 44, no. 5, pp. 837–840, May 2023, doi: [10.1109/LED.2023.3262684](https://doi.org/10.1109/LED.2023.3262684).